



ZQT/ZQS/ZQW CRV SYSTEM BLOCK DIAGRAM



bq24707A Battery Charger P35	TPS51216 +1.5V_SUS P39	Discharger Thermal Protection P43
RT8223P 3V/5V 36	RT8241A VCCSA P40	
TPS51650 CPU core/VAXG P37	TPS51728 VGPU Core P41	
TPS51219 +1.05V_PCH / +1.05V_VTT P38	MP2139DD +1.5V_GFX/1.05V_GFX/3V_GFX P42	


VGA power up sequence



Power States

[illegible]

Thermal Follow Chart




IVY Bridge Processor (CLK,MISC,JTAG)

For Sandy Bridge processor only implementation:
PROC_SELECT can be left NC.

For IVY/Sandy processor compatibility:
Needs a pull-up resistor to PCH VccDFTerm rail (1.8V) through a 2.2 K \pm 5% pull-up resistor
Connect to the DF_TVS of PCH though a 1K \pm 5% series resistor.


IVY Bridge Processor (DMI,PEG,FDI)



```
DIS.VGA-->EV@ + EOP@
Optimize-->IOP@ + EOP@
UMA-->IV@ + IOP@
Special-->SP@
```


Intel recommended UNCOREPWRGOOD
routing on one layer

apply C5205 for noise



Ivy Bridge_rPGA_2DPC_Rev0p61

iGPU w/o eDP and dGPU
Connect DPLL_REF_SSCLK on Processor to GND through $1K \pm 5\%$ resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through $1K \pm 5\%$ resistor



CRB 1.0 : SM_RCOMP[2..0] W:20mils, S:15mils, L 500mils

	EV	UMA/OPT.
Ra	NA	0 ohm
Rb	1K	NA
Rc	1K	NA

AR26	XDP_TCLK	TP27
AR27	PCH_JTAG_TMS	TP29
AP30	XDP_TRST#	TP28
AR28	PCH_JTAG_TDI	TP29
AP26	PCH_JTAG_TDO	TP26
<hr/>		
AL35		XDP_DBST# 7
<hr/>		
AT28	XDP_BPM0	TP102
AR29	XDP_BPM1	TP101
AR30	XDP_BPM2	TP97
AT30	XDP_BPM3	TP10
AP32	XDP_BPM4	TP99
AR31	XDP_BPM5	TP98
AT31	XDP_BPM6	TP19
AR32	XDP_BPM7	TP22
		TP61
		TP95

For XDP

```
HPD disable
This signal can be left as no
connect if entire eDP interface
is disabled.
```

```


DG 1.0 :
The recommended AC cap value is changed to 220nF for compatibility with
PCIe Gen3 on future platforms.
For Gen2 only designs, it is acceptable to continue to use the 100nF capacitor.

```


N13P-GS--->Gen2

FDI Disabling (Discrete Only)

C29 Reserve FDI Disabling (Discrete Only), add
R665,R666,R667,R668,R669. 1/13



DP & PEG Compensation





eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

Routed within 500 mils

PEG_ICOMPI and RCOMPO signals should
be routed within 500 mils
typical impedance = 43 mohms



PEG_ICOMPO signals should
be routed within 500 mils
typical impedance = 14.5 mohms

Processor pull-up(CPU)



IVY Bridge Processor (DDR3)

04



IVY Processor (POWER)

IVY Bridge Processor (GRAPHIC POWER)

POWER

GRAPHICS

1.8V RAIL



For M3 solution
need Rb4, Rd1
W/O M3 then NC
ball B4 and D1

Voltage selection for VCCIO:
this pin must be pulled high
on the motherboard

On CRB
H_SNB_IVSB_PMRCTRL = low, 1.0V
H_SNB_IVSB_PMRCTRL = high/NC, 1.05V

IVY SPEC
330uF x1, 10uF, 8 x1 Socket BOT edge,
10uF, 8 x2 Socket BOT cavity.

CPU SA
IVY 45W: 6A

Spec
330uF/7mohm x 1
10uF x 3

Real
10uF x 3

CPU MCH
IVY 45W: 5A

Spec
330uF/6mohm x 1
10uF x 6

Real
10uF x 8

CPU VGT

IVY 45W:TDC 38A

Cose down
330uF x1
22uF x 4
10uF x 10


Spec
470uF/4mohm x 2
22uF x 12

CPU VTT


IVY 45W:8.5A

Cose down
330uF x1
22uF x 2
10uF x 10
reserved x 4

Spec
330uF/6mohm x 2
22uF x 12
22uF x 7 (Non-stuff)



Layout note: need routing
together and ALERT need
between CLK and DATA



CPU Core Power


IVY 45W:TDC 52A

IVY SPEC
22uF, 8 x8 Socket TOP cavity
22uF, 8 x10 Socket BOT cavity
22uF, 8 x8 Socket TOP edge
470uF, 7343 x4

total
10uF x 10, RSVD x 1
22uF x 16, RSVD x 4
total: 22uF x 16, RSVD x 3
total: 470u x 4, RSVD x 2

SNB : Spec
470uF/4mohm x 4
22uF x 16
10uF x 10

Cose down
330uF x2
22uF x 4
10uF x 20
reserved x 5





Ivy Bridge_PGA_2DPC_Rev0p61

IVY Bridge Processor (GND)

IVY Bridge Processor (RESERVED, CFG)



06



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



Quanta Computer Inc.
PROJECT : ZQS 45W

Size	Document Number	Rev
	IVY Bridge 4/4	3C

Date: Wednesday, February 08, 2012 Sheet 6 of 46

CPT/PPT (LVDS,DDI)

CPT/PPT (DMI,FDI,PM)

Pin K47 --->LVDS Enable
--->2.2K pull-up 3.3V
Disable ---> No connect


Pin M39 ----> Enable
--->2.2K pull-up 3.3V

Pin P42 ----> Enable
--->2.2K pull-up 3.3V

Pin M36 ----> Enable
--->2.2K pull-up 3.3V




The required series-resistors are:
• Direct Connect - 33 Ω
• Docking Topology - 20 Ω

R place close to PCH





U21C

U21D




PCH Pull-high/low(CLG)

System PWR_OK(CLG)



RTC Circuitry(RTC)


20mils



HDA Bus(CLG)




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG) (Default for WIN8)


```
W25Q64BVSSIG / AKE3EFP0N00----->8MB
W25Q32BVSSIG / AKE391P0N00----->4MB
W25Q16BVSSIG / AKE38FP0N01----->2MB
```



PCH2 (CLG)














CPT/PPT (HDA,JTAG,SATA)




DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

SATA0GP/GPIO21
SATA4GP/GPIO16
SATA5GP/GPIO49
If these pins are unused use 8.2k
to 10k pull-up to +Vcc3_3 or 8.2k
to 10k pull-down to ground







PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V _{IO} 									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V _{RTC} 									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = effect (default)(weak pull-down 20K) 1 = overriden	34 ME_WR 									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss (weak pull-down 20K) 1 = Set to Vcc										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V _{S5O} 									
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Disable (Default) 1 = Enable	+3V _{S5O} 									
DSWVREN	DEEP S4/S5 well On Die DSW VR Enable	DSW	High = Enable (Default) Low = Disable	+3V _{RTC} 									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V _{IO} 									


CPT/PPT (PCI,USB,NVRAM)



CPT/PPT (PCI-E,SMBUS,CLK)




CPT/PPT (GPIO,VSS_NCTF,RSVD)



```
SATA2GP : strap for reserved at chklist 1.2
SATA3GP : strap for reserved at chklist 1.2
NOTE: The internal pull-down is disabled after PLTRST# deasserts.
NOTE: This signal should not be pulled high when strap is sampled.
```












GPIO Pull-up/Pull-down(CLG)




C14 Change R234 from mount to reserve. 12/27





GPI027 : If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.




CPT/PPT (POWER)




IBEX PEAK-M (GND)







Place these Caps near So-Dimm0.




M3 solution



M1 solution






M3 solution

5 SMDDR_VREF_DQ1_M3


13,15 DDR3_DRAMRST#

5 SMDDR_VREF_DQ1_M3



2.48A



Place these Caps near So-Dimm1.






M1 solution












































Quanta Computer Inc.


PROJECT : ZQS 45W



- +VDDREF_CPU VDDREF_CPU 5
- +1.5V_CPU 1.5V_CPU 5
- +1.5VSUS 11,13,14,39,42,46
- +SMDDR_VREF 13,14,39



DIS.VGA-->EV@ + EOP@
Optimize-->IOP@ + EOP@
UMA-->IV@ + IOP@
Special-->SP@



FOR DIS & Optimus





Figure 3-18. PEX_RST_N Timing for GPU
Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
T_{FVPERL_G}	$T_{FVPERL_G} \geq 100$	
$T_{PERST_CLK_G}$	$T_{PERST_CLK_G} \geq 1T_{REF_CLK}$	

N13M-GS	N13P-GL
N13P-GS	N13P-PES
Stuff--> R	Reserve--> R
Reserve -->L	Stuff--> L


PEX_RST timing



Quanta Computer Inc.
PROJECT : ZQS 45W






Size	Document Number	Rev
	DGPU 1/5 (PEG)	3C

Date: Wednesday, February 08, 2012 Sheet 16 of 46



16,18,20,41,A2 +3V_GFX





Resistor P/N
4.99K--> CS24992FB26
10K --> CS31002FB26
15K --> CS31502FB24
20K --> CS32002FB29
34.8K--> CS33482FB22
45.3K --> CS34532FB18






N13M-GS Strapping table

Pin Name	Strap Mapping	Value
ROM_SCLK	SMB_ALT_ADDR	0
ROM_SI	SUB_VENDOR	0
ROM_SO	VGA_DEVICE	0
STRAP[3..0]	RAM_CFG[3..0]	0010(Hynix 64Mx16) 0110(Hynix 128Mx16)
STRAP[4]	PCIE_MAX_SPEED	0

Remark :
0 -> 10K PD
1 -> 10K PU



ROM_SI
1G Hynix 64Mx16 -->15K PD
1G Micron 64Mx16 -->20K PD
2G Hynix 128Mx16 -->34.8K PD (B-Die)
2G Hynix 128Mx16 -->30.1K PD (D-Die)
2G Micron 128Mx16 -->45.3K PD



	PU-VDD	PD
4.99K	1000	0000
10.0K	1001	0001
15.0K	1010	0010
20.0K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

QCI P/N QCI STN B/S P/N
Hynix 64x16 900/1G P/N: AKD5LZWTW02 / AKD5LZWTW05
Hynix 128x16 900/2G P/N: AKD5MGWTW00 / AKD5MGWTW03
Micron 64x16 900/1G P/N: AKD5EGSTL00 / X

N13M-GS STRAP 0-3 Define by RVL 128M*16 Hynix DDR3-> 0X6. 11/08

Strap Name	GPU Sku	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	BOM
ROM_SO		XCLK_417/FB[1]	FB_0_BAR_SIZE/FB[0]	SMB_ALT_ADDR	VGA_DEVICE	
	N13P-GL	0	0	0	1	Pull down 10K
	N13P-GS ES	1	0	0	1	Pull up 10K
	N13P-GT ES	1	0	0	1	Pull up 10K
	N13M-GS ES	0	1	0	1	Pull down 10K
ROM_SCLK		PCI_DEVIDE[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM	
	N13P-GL	0	0	1	0	Pull down 15K
	N13P-GS ES	1	0	0	0	Pull up 4.99K
	N13P-GT ES	1	0	0	0	Pull up 4.99K
	N13M-GS ES	0	0	0	0	Pull down 10K
ROM_SI		RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	
	Hynix	X	X	X	X	
	Samsung	X	X	X	X	
	N13M-GS ES					Pull down 10K
		USER[3]	USER[2]	USER[1]	USER[0]	
STRAP0						
	N13P-GL	1	1	1	1	Pull up 45.3K
	N13P-GS ES	1	1	1	1	Pull up 45.3K
	N13P-GT ES	1	1	1	1	Pull up 45.3K
	N13M-GS ES	1	1	1	1	Pull down 10K
STRAP1		3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	
	N13P-GL	0	1	1	1	Pull down 45.3K
	N13P-GS ES	0	0	0	0	Pull down 4.99K
	N13P-GT ES	0	0	0	0	Pull down 4.99K
	N13M-GS ES	0	1	1	0	Pull up 10K
STRAP2		PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	
	N13P-GL	1	0	0	1	Pull up 10K
	N13P-GS ES2	1	0	1	1	Pull down 15K
	N13P-GT ES	1	0	1	1	Pull up 20K
	N13M-GS ES	1	0	0	1	Pull up 10K
STRAP3		SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	
	N13P-GL	0	0	0	0	Optimus Pull down 4.99K
	N13P-GS ES	0	0	0	0	Discrete Pull down 15K
	N13P-GT ES	0	0	0	0	
	N13M-GS ES	0	0	0	0	Pull down 10K
STRAP4		RESERVED	PCI_SPEED_CHANGE_GEN3	PCI_MAX_SPEED	DP_PLL_VDD33	
	N13P-GL	0	0	0	1	Pull down 10K
	N13P-GS QS	0	1	1	1	Pull down 45.3K
	N13P-GT QS	0	1	1	1	Pull down 45.3K
	N13M-GS ES	0	0	0	1	Pull down 10K

GPIO ASSIGNMENTS


GPIO	I/O	PIN	USAGE
0	O	GPU_VID4	GPU CORE_VDD VID4
1	O	GPU_VID3	GPU CORE_VDD VID3
2	O	LCD_BL_PWM	LCD BACKLIGHT PWM
3	O	LCD_VCC	PANEL POWER ENABLE
4	O	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	O	GPU_VID1	GPU CORE_VDD VID1
6	O	GPU_VID2	GPU CORE_VDD VID2
7	O	3D VISION	3D VISION LEFT/RIGHT VISION
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	O	MEM_VREF_CLT	MEMMORY_VREF CONTROL
11	O	GPU_VID0	GPU CORE_VDD VID0
12	I	PWR_LEVEL	Power Detect ,HIGH=AC, LOW=DC
13	O	GPU_VID5	GPU CORE_VDD VID5
14	I	HPD_AB	HOT PLUG DETECT FOR IFPAB
15	I	HPD_C	HOT PLUG DETECT FOR IFPC
16	O	MEM_VDD	MEMMORY_VDD CONTROL
17	I	HPD_D	HOT PLUG DETECT FOR IFPD
18	I	HPD_E	HOT PLUG DETECT FOR IFPE
19	I	HPD_F	HOT PLUG DETECT FOR IFPF
20/21		RESERVE	




Quanta Computer Inc.
PROJECT : ZQS 45W

50 A

+VGACORE




for meet Power down sequence for +3V_GFX




U14G


[GPU GND]




PLACE UNDER GPU



PLACE NEAR GPU




C31 Change DGPU_POK4 from +1.05V_GFX to +1.5V_GFX, DGPU_POK2 from +1.5V_GFX to +1.05V_GFX for possibly floating issue. 01/17



41 +VGACORE
16,17,18,42 +1.05V_GFX
17,21,22,42,46 +1.5V_GFX
16,18,19,41,42 +3V_GFX
3,7,8,9,10,11,13,14,16,23,24,25,26,27,29,33,34,36,37,38,39,40,41,42,43,45,46 +3V

17 VMA_DQ[63..0]
17 VMA_DM[7..0]
17 VMA_WDQS[7..0]
17 VMA_RDQS[7..0]

CHANNEL A: 256MB/512MB DDR3



For sDDR3

VMA_CLK0

R336
160F_4

VMA_CLK0#

Fermi : DDR3 Change to 160 ohm
1 : CS11602PB00 ,RES CHIP 160 1/16W +-1%(0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1%(0402)


For sDDR3

VMA_CLK1

R337
160F_4


VMA_CLK1#

Fermi : DDR3 Change to 160 ohm
1 : CS11602PB00 ,RES CHIP 160 1/16W +-1%(0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1%(0402)




Samsung 900MHZ 1G AKD5LGH500

CHANNEL B: 256MB/512MB DDR3




For sDDR3




Fermi : DDR3 Change to 160 ohm

```
1 : CS11602FB00 ,RES CHIP 160 1/16W +-1%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)
```



For sDDR3





Fermi : DDR3 Change to 160 ohm



```

1 : CS11602FB00 ,RES CHIP 160 1/16W +-1%(0402)
2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402)


```



Samsung 900MHz 1G AKD5LGHT500




EM-6781-T3: AL006781000
APX9132H AI-TRG: AL009132001
AH9249NTR-G1: 0.009249000


[illegible]

HDMI

From PCH



DIS.VGA-->EV@ + EOP@
Optimize-->IOP@ + EOP@
UMA-->IV@ + IOP@
Special-->SP@




Discrete stuff 499 Ohm
UMA/Optimize-->510 Ohm

C02 Change R483, R486, R492, R491, R498, R487, R496, R494
from 590 to 510, and mount HDMI
R194, R205, R202, R212 120G at optimum sku for EMI.
12/21


From EXT VGA



HDMI connector



HDMI-detect



I2C


From EXT VGA



From PCH




EMI



C02 Change R483, R486, R492, R491, R498, R487, R496, R494
from 590 to 510, and mount HDMI
R194, R205, R202, R212 120G at optimum sku for EMI.
12/21

Check LED signal. (active high or low)


C37 Add Q50 connect to BT_POWERON# for WLAN ON/OFF function
pull up BT_PWRON by 10KΩ R671 to +WL_VDD, reserve 10KΩ
R672 to +3V. 01/31




C07 Add R608 and reserve +1.5V to WLAN. 12/23

[illegible]

MAIN SATA HDD(HDD)




G Sensor



G-Sensor -->GS@


ODD (ODD)




Zero Power (ODD)

Zero Power -->ZP@
No Zero Power -->NZP@


Zero Power Ra Reserve,
No Zero Power Ra stuff




Codec(ADO)



MIC




Internal Speaker



HP

Change to Normal Close circuit 11/1



Quanta Computer Inc.


PROJECT : ZQS 45W

Size	Document Number	Rev
	AUDIO JACK CONN	3C
Date:	Wednesday, February 08, 2012	Sheet 28 of 46


CARD READER CONNECTOR

Share Pin


SP1	SD D7	MS INS#	xD RDY
SP2	SD D6	MS INS#	xD RE#
SP3	SD D5	MS INS#	xD CE#
SP4	SD D4	MS INS#	xD WE#
SP5	SD D1	MS CLK	xD D6
SP6	SD D0	MS D7	xD D5
SP7	SD CLK	MS D3	xD D4
SP8	SD CMD	MS D6	xD D3
SP9	SD D3	MS D2	xD D2
SP10	SD D2	MS D7	xD D7
SP11	SD WP	MS BS	xD CLE
SP12	SD WP	MS D1	xD WP#
SP13	SD CD#	MS D5	xD ALE
SP14	MS D4	xD D0	
SP15	MS D0	xD D1	
SP16		xD CD#	




XD,MMC 4.2/SD,MS/MSP 7 IN1 CARD READER




1 : DFHS44FR014
2 : DFHS44FR018




USB3.0/2.0



Bluetooth






USB/B



USB Charger

CB	SELCDP	Function
0	X	DCP autodetect with mouse/keyboard wakeup
1	0	SD charging with SDP only
1	1	SD charging with CDP or SDP only (depending on external device)



```
USB Charger -->CH@
None Charger--> NCH@
```

USB 3.0 Ra, Rb Stuff

Ra
Rb

For BA













Quanta Computer Inc.

PROJECT : ZQS 45W

Size	Document Number USB/ BT/CHARGER	Rev 3C
Date:	Wednesday, February 08, 2012	Sheet 31 of 46

Hole

MINI CARD NUT







C18 change hole15, hole17 footprint to H-C256D161PT to h-c356d142pt. 12/30



GPU NUT





FAN NUT



PCH NUT






MINI PCIE




Quanta Computer Inc.
PROJECT : ZQS 45W


Size	Document Number	Rev
Hole		3C
Date:	Wednesday, February 08, 2012	Sheet 32 of 46




TOUCHPAD & Switch CONN.




For BA WLAN function





OCP:9A
 $L(\text{ripple current}) = (9-5) \cdot 5 / (2.2 \mu \cdot 0.4 \text{M} \cdot 9) = 2.525 \text{A}$
 $I_{ocp} = 9 - (2.525/2) = 7.74 \text{A}$
 $V_{th} = 7.74 \text{A} \cdot 14 \text{m}\Omega = 0.10832 \text{V}$
 $R(I_{lim}) = (0.10832 \text{V} \cdot 10) / 10 \mu \text{A} \sim 107 \text{K}$

OCP:9A
 $L(\text{ripple current}) = (9-3.3) \cdot 3.3 / (2.2 \mu \cdot 0.5 \text{M} \cdot 9) \sim 1.9 \text{A}$
 $I_{ocp} = 9 - (1.9/2) = 8.05 \text{A}$
 $V_{th} = 8.05 \text{A} \cdot 14 \text{m}\Omega = 0.1127 \text{V}$
 $R(I_{lim}) = (0.1127 \text{V} \cdot 10) / 10 \mu \text{A} \sim 112.7 \text{K}$





TDC : 2.63A
 PEAK : 3.5A
 Width : 120mil

TDC : 3.45A
 PEAK : 4.6A
 Width : 140mil

TDC : 3.2A
 PEAK : 4.27A
 Width : 140mil

TDC : 1.28A
 PEAK : 1.7A
 Width : 60mil






Quanta Computer Inc.
PROJECT : ZQS 45W

Size	Document Number	Rev
	+1.05V (TPS51219)	3C
Date:	Wednesday, February 08, 2012	Sheet 38 of 46

VID0	VID1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

default 0.9V

+VCCSA
0.9 Volt +/- 2%
TDC : 4.2A
PEAK : 6A
Width : 240mil




Quanta Computer Inc.


PROJECT : ZQS 45W

Size	Document Number	Rev
	VCCSA(TPS51461)	3C
Date:	Wednesday, February 08, 2012	Sheet 40 of 46

N13P-GL	QS sample, boot up voltage set to 0.95V. VID2,3,
N13P-GS	ES sample, boot up voltage set to 0.90V. VID4,5
N13M-GS	ES sample, boot up voltage set to 0.90V. VID4,5

VID								VDAC (V)
GPU SKU	6	5	4	3	2	1	0	
N13P-GL	0	1	0	1	1	0	0	0.9500
N13P/M-GS	0	1	1	0	0	0	0	0.9000






Quanta Computer Inc.


PROJECT : ZQS 45W

Size	Document Number	Rev
	GPU_PWR	3C
Date:	Wednesday, February 08, 2012	Sheet 42 of 46



+1.8V
 1.8 Volt +/- 5%
 TDC : 1.61A
 PEAK : 2A
 Width : 60mil


Thermal protection



Quanta Computer Inc.

PROJECT : ZQS 45W

Size	Document Number	Rev
	+1.8V/Discharge/Thermal	3C
Date:	Wednesday, February 08, 2012	Sheet 43 of 46



Quanta Computer Inc.

PROJECT : ZQS 45W

Size	Document Number	Rev
	EMI	3C
Date:	Wednesday, February 08, 2012	Sheet 46 of 46

Model ZQS MB	REV	CHANGE LIST			
	C	<div>C01 Add GPU_PWR_ALERT# to EC GPIO53, connect to P05.10. 12/21</div> <div>C02 Change R483,R486,R492,R491,R498,R487,R496,R494 from 590 Ω to 510Ω, and mount HDMI R194,R205,R202,R212 120Ω at optimus sku for EMI. 01/17</div> <div>C03 Add GPU_TRIP# to EC GPIO47, connect to NV GPIO08. 12/23</div> <div>C04 Change SW1,SW2 footprint & PN from DHP00DA1J01 to DHP00532W00. 12/23</div> <div>C05 Change WL_SW# from EC GPIO91 to EC GPIO04. 12/23</div> <div>C06 Connect to Q42 & EC GPIO91, Q42 change from reserve to mount. 12/24</div> <div>C07 Add R608 and reserve +1.5V to WLAN. 12/23</div> <div>C08 Connect EC GPIO46 IOAC_LANPWR# to WLAN, R662, add C708, R661, Q48, reserve R316. 12/23</div> <div>C09 Change USB power Cap C306,C352 from 100U_3528 to 100U_3216. 12/23</div> <div>C10 Change R328 from 47Ω to 0Ω, for hall sensor ESD & shudown issue. 12/28</div> <div>C11 Change R641 from reserve to mount per EC request. 12/27</div> <div>C12 Change Q47 from 2N7002 to DTC144EUA, change Q47.2 from +3V_GFX to PEGX_RST#, connect GPU_TRPI# to Q47, add 0Ω R142,R237. For GPU thermal detect. 12/27</div> <div>C13 Change R393 from reserve to mount. dGPU_PWROK pull high. 12/27</div> <div>C14 Change R234 from mount to reserve. WAKE_WLAN function on. 12/27</div> <div>C15 Add 0Ω R609 to net EC_PWROK_R. SBA 12/29</div> <div>C16 Connect EC_PWROK_R to PU12.14, reserve 0Ω R617. SBA 12/29</div> <div>C17 Connect EC_PWROK_R to EC GPIO30, reserve 0Ω R635. SBA 12/29</div> <div>C18 Change hole15, hole17 footprint to H-C256D161PT to h-c256d142pt. 12/30</div> <div>C19 R382 change from 30.1 KΩ to pull down 45.3KΩ for N13P-GS & GT strap 4. 01/04</div> <div>C20 Change R230 from shortpad to 0Ω, add 0Ω R636 connect to +3VPCU. 01/05</div> <div>C21 Reserve 0Ω R645 connect to DPWROK, add new net DPWROK_EC. 01/05</div> <div>C22 Change R220 from shortpad to 0Ω, reserve 0Ω R646 connect to DPWROK_EC. 01/05</div> <div>C23 Change L40 footprint from L2x1_6-1 to RC0805. 01/09</div> <div>C24 Change mini pcie power source from +3V_S5 to +3VPCU. 01/12</div> <div>C25 Change CN20 pin 30 &28 from CLK_SDATA & CLK_SCLK to SMB_PCH_CLK & SMB_PCH_DAT, reserve 0Ω R663,R664. 1/12</div> <div>C26 Mount R314, R315 for mini card debug. 01/12</div> <div>C27 Add Q49 connect PCIE_CLKREQ5# to CN20.7. 01/12</div> <div>C28 Change EC GPI96 from WAKE_WLAN to WK_GPIO27, connect to PCH_GPIO27. 01/12</div> <div>C29 Reserve FDI Disabling (Discrete Only), add R665,R666,R667,R668,R669. 1/13</div> <div>C30 Change U22 PLTRST# power source from +3V_S5 to +3V. 01/17</div> <div>C31 Change DGPU_POK4 from +1.05V_GFX to +1.5V_GFX, DGPU_POK2 from +1.5V_GFX to +1.05V_GFX for possibly floating issue. 01/17</div> <div>C32 Add net WLAN_OFF to connect EC(GPIO66/G_PWM) to CN20.46 (LED_WPAN#) for IOAC feature, mount 0Ω R670. 01/18</div> <div>C33 R73 change from 34.8 KΩ to pull down 4.99KΩ for N13P-GS & GT STRAP1. 01/17</div> <div>C34 Mount Q12 at SBA sku. 01/17</div> <div>C35 Reserve 0.1u capacitor C698 to EC_PWROK_R. 01/17</div> <div>C36 Remove R308 reserved 10KΩ for LED_WLAN# pull high +3V. 01/31</div> <div>C37 Add Q50 connect to BT_POWERON# for WLAN ON/OFF function, pull up BT_PWRON by 10KΩ R671 to +WL_VDD, reserve 10KΩ R672 to +3V. 01/31</div> <div>C38 Change C562, C564 from 220U to 100U for cost down. 02/08</div>			
<div><div>Quanta Computer Inc.</div><div>PROJECT : ZQS 45W</div></div> <div><div>Doc</div><div>Document Number</div><div>Change List</div><div>Website: February 2019</div></div> <div><div>Rev</div><div>3C</div></div>		DOC NO.	PROJECT MODEL : ZQS	APPROVED BY:	DATE: 2011/12/23
		PART NUMBER:	DRAWING BY:	REVISION: C	